design an active filter, monitored by a microprocessor
that produces positive gain in-band
and that shows its device status

uses switched capacitors and pots

uses no capacitor for tiny capacitor values

and can be installed in-line.

Use cypress and an FPGA and Verilog HDL to hook it all together.